IDF Spring 2006: Will Intel's Core Architecture Close the Technology Gap?
Features
By
Patrick Schmid
published
Add us as a preferred source on Google
Stay On the Cutting Edge: Get the 3DTested Newsletter
Get 3DTested's best news and in-depth reviews, straight to your inbox.
By submitting your information you agree to the Terms & Conditions and Privacy Policy and are aged 16 or over.
You are now subscribed
Your newsletter sign-up was successful
An account already exists for this email address, please log in.
Subscribe to our newsletter
Memory Disambiguation
Many times, load instructions have to wait until other instructions are executed, although they have nothing to do with them. The memory disambiguation predictor selects memory loads that are independent from prior write operations in order to execute them ahead of the scheduled point of time (see image). Again, this is a way of making sure that the processor pipeline is provided with data as efficiently as possible, and it masks memory latencies at the same time.
Stay On the Cutting Edge: Get the 3DTested Newsletter
Get 3DTested's best news and in-depth reviews, straight to your inbox.
Current page: Memory Disambiguation
Prev Page Smart Memory Access Next Page Intelligent Power Capability
Editor-in-Chief (2005-2006)
No comments yet
Comment from the forums